Senior SRAM Circuit Design Engineer

This role involves designing custom memory circuits and architectures for AI and high-performance computing applications within TSMC's San Jose design R&D team. The position focuses on leading Power, Performance, and Area (PPA) optimization efforts and collaborating with RTL and Physical Design teams to ensure optimal IP integration. The engineer will also oversee design characterization, verification, and final sign-off while leveraging advanced process technologies.