marvellsemiconductor.com
A Senior RTL Design Engineer at Marvell defines, develops, and validates DDR/LPDDR/HBM IP subsystems for hyperscale cloud and AI data center applications. The role requires deep expertise in System Verilog, ARM-based SoC integration, and designing high-performance micro-architectures to power next-generation semiconductors. Engineers in this position collaborate across architecture, verification, and physical design teams to ensure production-ready silicon solutions.
Headquarters
Santa Clara, California, United States
Company Size
1001-5000 employees
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for marvellsemiconductor.com.
4% below the average for this role
Design Verification Principal Engineer - Memory Controller IP
Rambus
Hardware & Silicon Validation Senior Staff Engineer
Marvell Technology
SPE Verification Engineer
Rambus
MTS Verification Engineering
Rambus
Senior ASIC Design Engineer
Qualcomm Incorporated
FPGA RTL Design Engineer / Senior Engineer
FiniteHR Consulting Pvt Ltd