Senior / Staff Digital Verification Engineer

The role involves leading end‑to‑end verification of high‑throughput digital pipelines for AI‑focused silicon, developing SystemVerilog/UVM environments, applying formal verification, and supporting FPGA prototyping and silicon bring‑up. The engineer will collaborate across digital, optical, mixed‑signal, and software teams to ensure functional correctness of real‑time data‑processing hardware.