Home | Ultra-Low-Power Infrastructure for the AI Era
Velaura is seeking a SoC Design Verification Engineer to verify and deliver next-generation Physical AI SoCs, focusing on system-level verification of boot, security, power, and memory subsystems. The role involves collaborating with architects and engineers to ensure design correctness, performance, and reliability through simulation, coverage closure, and tape-out readiness. This position requires extensive experience in SoC verification, SystemVerilog, UVM, and low-power verification flows.
Delivering proven, breakthrough, ultra-low-power compute for cloud, edge, and physical AI applications.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Home | Ultra-Low-Power Infrastructure for the AI Era.
Home | Ultra-Low-Power Infrastructure for the AI Era didn’t post a salary, so this is our estimate from similar listings.
Senior Staff ASIC Digital Engineer (SOC Verification Lead, PCIe Experience) with 13 to 19 years of experience
Sandisk
Tech Lead Design Verification Engineer – CXL / PCIe / Ethernet
Astera Labs
ASIC/SoC Verification Engineer
HCL Group
ASIC/SoC Verification Engineer
HCL Group
Principal ASIC Design Verification Engineer
Bright Vision Technologies
SoC Verification Engineer (SystemVerilog/UVM)
weekday.ai