marvellsemiconductor.com
A Senior SOC Design Engineer at Marvell designs and integrates processor, interconnect fabric, and I/O bridge within high-performance System on Chips (SoCs). The role involves driving ownership of design tasks from initial floorplan to timing closure, collaborating across architecture, verification, and physical design disciplines. Key duties include leading processor IP development, utilizing advanced EDA tools, and leveraging AI workflows to accelerate development in the data center and networking sectors.
Headquarters
Santa Clara, California, United States
Company Size
1001-5000 employees
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for marvellsemiconductor.com.
8% above the average for this role
Senior Physical Design Engineer (Interconnects)
SiFive
Physical Design Engineer
Marvell Technology
Senior Physical Design and Timing Engineer
NVIDIA
Asic Physical Design And Timing Engineer New College Grad 2026 Us Ca Santa Clara
NVIDIA
Senior Physical Design And Timing Engineer Us Ca Santa Clara
NVIDIA
Principal Physical Design Engineer
Marvell Technology