Senior Static Timing Analysis (STA) Developer
Altera
About this role
An experienced Senior Static Timing Analysis (STA) Developer role focused on building next-generation timing analysis engines for advanced ASIC and FPGA design flows. The position centers on delivering industry-leading STA capability that can scale to massive SoC designs and complex clocking in modern multi-threaded compute environments. The role is based in San Jose, CA with a Bay Area compensation range.
Skills
About Altera
altera.comAltera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
Salary
$179k – $259k
per year
More jobs at Altera
Similar Jobs
STA Engineer (Static Timing Analysis)
Weekday AI
Staff Engineer, Static Timing Analysis
SEC
Static Timing Analysis (STA) Methodology Engineer
Tenstorrent
Static Timing Analysis (STA) Engineer – (Lead or Senior)
Boeing
Principle/Staff STA Engineer
NXP Semiconductors
Principal Static Timing Analysis Engineer
Silicon Labs