Senior Static Timing Analysis (STA) Engineer (IL)

We are seeking a highly skilled Senior Static Timing Analysis (STA) Engineer to join our ASIC implementation team. The ideal candidate will have extensive experience in timing analysis, timing closure, and signoff for complex SoC designs at advanced technology nodes. The engineer will work closely with RTL, Physical Design, DFT, and CAD teams to ensure successful timing convergence and tape-out.