HCL Group
This role requires a Senior Verification Engineer with 5 to 7 years of experience to lead ASIC/SoC verification activities from architecture definition through tapeout. The candidate will define testbench architectures, develop reusable testbenches using SystemVerilog and UVM, and ensure functional and code coverage closure. Responsibilities include gate-level simulation, regression analysis, and debugging complex simulation failures using industry-standard EDA tools.
HCL Group is a pioneering Indian conglomerate established in 1976, recognized as one of India's original IT garage start-ups and an early innovator in modern computing. The Group operates a portfolio of companies spanning technology services (HCLTech), software products (HCLSoftware), healthcare solutions (HCL Healthcare), IT distribution (HCL Infosystems), and online education (HCL GUVI). It also invests in philanthropy, sports, and music through various strategic programs and foundations.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for HCL Group.
HCL Group didn’t post a salary, so this is our estimate from similar listings.
3% below the average for this role
Senior ASIC Design Verification Engineer - Slingshot
Hewlett Packard Enterprise
Senior ASIC Design Verification Engineer - Slingshot
Hewlett Packard Enterprise
Senior ASIC Design Verification Engineer - Slingshot
Hewlett Packard Enterprise
Mixed Signal Logic Verification Engineer
Intel
IP/SoC Verification Lead
infineon
ASIC Verification Engineer
Hewlett Packard Enterprise