Renesas 瑞萨电子
The Senior Validation Engineer will lead validation of analog, digital, mixed‑signal, and power‑management ICs, developing test plans, laboratory setups, and automated frameworks to ensure products meet electrical, functional, and performance specifications before production release. The role collaborates with design, applications, firmware, product engineering, and quality teams to debug silicon and system issues while supporting new product introduction schedules.
作为全球领先的微控制器、模拟功率器件和SoC产品供应商,瑞萨电子通过提供可靠的创新嵌入式设计,与您共创无限未来。
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Renesas 瑞萨电子.
Renesas 瑞萨电子 didn’t post a salary, so this is our estimate from similar listings.
19% below the average for this role
Senior Mixed-Signal Post-Silicon Validation Engineer
K2 Space
Lead Analog and Mixed Signal IC Projects in GaN BL
infineon
Principal Mixed-Signal Design Engineer
Analog Devices Inc.
Principal Mixed-Signal Design Engineer
Analog Devices Inc.
Senior Mixed-Signal Post-Silicon Validation Engineer
K2 Space
Senior Validation & Characterization Engineer
Cirrus Logic