Senior Application Engineer – DDR5 Power Management & PMIC

This role focuses on the validation, implementation, and optimization of DDR5 memory systems, with a specific emphasis on digital and power efficiency. The position involves collaborating with cross-functional teams to ensure power systems meet high quality and reliability standards. It requires hands-on experience with bench validation, system-level analysis, and customer support for DDR5 power-related issues.