Senior Validation Engineer

The Senior Validation Engineer at Renesas evaluates full PMICs through bench silicon validation techniques, preparing hardware and software setups, evaluation plans, and reporting results within agreed timeframes. This role requires close collaboration with the Silicon Validation Engineering team to develop and improve existing validation techniques. The position focuses on delivering on-time results under tight schedules while supporting team members and enhancing lab automation.