Senior Verification Engineer

An experienced Senior Verification Engineer is sought to lead functional verification efforts for ASIC, SoC, IP, and block-level designs using SystemVerilog and UVM. The role requires strong technical expertise in RTL coding, synthesis, and industry-standard protocols, along with the ability to drive verification closure and manage cross-functional teams. This position involves close collaboration with customer teams and offshore members to ensure successful project delivery.