Signal and Power Integrity Engineer

This role owns signal and power integrity across boards and packages, managing pre-layout channel studies, post-layout analysis, and PDN impedance targets for high-speed interfaces. The engineer correlates simulation with lab measurements to refine design rules and ensures channel compliance across chip, package, and board boundaries. By month six, the successful candidate will have signed off critical channels and established reusable model libraries and design guidelines for the team.