Altera
Join the high-performance Silicon Validation team to lead device-level and IP-level validation for next-generation FPGA and SoC devices, ensuring robust security and system integrity. This role involves hands-on exposure to secure FPGA architectures, SoC bring-up, and system-level debug while collaborating with cross-functional teams to influence future secure product development.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
Altera didn’t post a salary, so this is our estimate from similar listings.
22% below the average for this role
Senior Soc Hw Pnp Functional Validation Engineer United States Oregon Hillsboro
Microsoft
Director, Silicon Validation Engineering
Ambiq
Post Silicon Validation Engineer
Intel
Senior/Staff/Principal Engineer — NAND Silicon Design Validation (SDV)
Micron Technology
Senior Post-Silicon Validation Engineer
K2 Space
AV&V Manager
Us2