MatX
This role focuses on owning silicon bring-up and validation from first power-on through production readiness for MatX's high-performance GenAI compute platforms. The engineer will develop and execute validation plans for chip-level and SiP-level functionality, performance, and reliability while debugging complex cross-functional failures. Success in this position requires strong hands-on experience with post-silicon bring-up, hardware emulation, and top-level DV for complex SoCs or accelerators.
MatX designs high-throughput chips and systems purpose-built for large transformer AI models, with their MatX One chip delivering leading FLOPS/mm2, low-latency decode, and the most scale-up interconnect of any announced product. Supporting clusters of hundreds of thousands of chips, MatX targets training, RL, and inference workloads for large dense and MoE models with no upper limit on model size, serving the large model needs of frontier labs. MatX provides a programming model that gives users direct hardware control, with weights typically in SRAM for low latency and KVs in HBM for long-context support.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for MatX.
AI Chip Startup MatX Raises $500 Million to Compete With Nvidia
2 weeks ago
Ddrss Validation Engineer Rtl Silicon Debug San Diego California United States Of America
Qualcomm Incorporated
Post-Silicon Validation Engineer
Tenstorrent
Sr. Staff Engineer, Post-Silicon Validation
Tenstorrent
Post‑Silicon Validation Engineer
marvellsemiconductor.com
Silicon Validation Manager
Waymo
Silicon Engineering Lead
Waymo