SoC RTL Design / SOC Integration - Memory Team
SEC
About this role
This position involves designing and verifying digital IP and circuits for VLSI SoC RTL, with a focus on achieving optimal performance and power efficiency. The role is critical for integrating various subsystems and ensuring compliance with digital design principles and protocols.
Skills
About SEC
sec.govN/A
Recent company news
Business InsiderWhat smart people in markets are saying about the potential for the SEC to scrap quarterly reporting requirements
1 day ago
TechCrunchSEC eyes shift to twice-yearly earnings reports
1 day ago
PYMNTS.comSEC Prepares Proposal Ending Mandatory Quarterly Reporting
1 day ago
The Tech BuzzSEC proposal could end quarterly earnings grind
1 day ago
Investing.comSEC prepares proposal to shift public companies toward semiannual reporting
1 day ago
About SEC
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Leadership Team
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
Unlock Company Insights
View leadership team, funding history,
and employee contacts for SEC.
Salary
$145k – $196k
per year
More jobs at SEC
Similar Jobs
SOC Design Engineer – RTL design and Integration
Intel
Tech Lead , Digital Design (RTL Design)
Bosch Group
Lead RTL Design Engineer - ( Mixed-Signal IPs)
Silicon Labs
Principal Memory Controller Rtl Design Engineer United States Washington Redmond
Microsoft
Senior Staff Engineer Design Bangalore Btp India
infineon
Principal Engineer, RTL Design
Enphase Energy