SiFive
An intern on the SiFive Software/Hardware team will contribute to a high-end RISC-V CPU project, inspect application behavior on high-performance CPU cores, and work with FireSim and FPGA-based development platforms. The role involves learning RISC-V instructions, building software systems knowledge, and applying computer science skills to solve real-world problems.
Headquarters
Santa Clara, California, United States
Company Size
501-1000 employees
Founded
2015
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for SiFive.
SiFive didn’t post a salary, so this is our estimate from similar listings.
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink Fusion
Jan 15, 2026
Soft CPU Design Engineer
Altera
Security RISC-V Architect
Qualcomm Incorporated
RISC-V CPU Microarchitecture / RTL
Deploy Talent
Not finding the right role. Apply here and secure your place in our talent pool.
Codasip
RISC-V AI / HPC & Agentic Software Engineer
Tenstorrent
Staff Engineer, CPU Core Verification
Tenstorrent