Rambus
The Senior Principal Verification Engineer at Rambus specializes in developing and executing verification plans for DDR memory interface products, utilizing industry-standard methodologies and tools. This role involves designing test environments, debugging, and mentoring team members within a collaborative and innovative environment.
Headquarters
San Jose, California, United States
Company Size
501-1000 employees
Founded
1990
Rambus is a semiconductor and IP company that designs high-performance memory interface chips, interface IP (PHYs/SerDes) and hardware security IP. It licenses silicon IP and supplies semiconductor devices and reference designs used by SoC vendors and system manufacturers to accelerate memory, networking and interface functions across data center, AI, cloud, mobile and automotive markets. Rambus focuses on secure, high-bandwidth, low-latency solutions — including DDR/LPDDR/DDR5/DDR6 controllers and PHYs, high-speed SerDes, and root-of-trust/crypto building blocks — and supports customers with integration, verification and ecosystem partnerships.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Rambus.
Principal Engineer Memory Circuit Design Verification Hyderabad Telangana India
Micron Technology
Senior Engineer IP Verification - AMS Verification
Micron Technology
Principal Design Verification Engineer
Astera Labs
Design Verification Engineer
Cirrus Logic
Design Verification Engineer
Cirrus Logic
Design Verification Engineer
Cirrus Logic