Principal Design Verification Engineer
Astera Labs
About this role
Astera Labs is seeking a Principal Design Verification Engineer to develop and implement verification strategies for next-generation AI connectivity ASICs supporting PCIe, CXL, Ethernet, and DDR protocols. The role involves leading the full verification lifecycle, collaborating across teams, and improving verification methodologies.
Skills
Qualifications
About Astera Labs
asteralabs.comAstera Labs is a semiconductor company that builds purpose‑built connectivity silicon and system solutions for rack‑scale AI and modern data centers. They design high‑speed retimers, PHY/connectivity devices, interposers and companion firmware/software that extend signal reach, improve link reliability, and enable PCIe/CXL and other accelerator interconnects across cables and backplanes. Astera’s products add telemetry, error monitoring and management features to simplify integration for OEMs, cloud providers and hyperscalers. The company focuses on enabling scalable, low‑latency multi‑node AI training and inference systems.
Recent company news
Is It Too Late To Consider Astera Labs (ALAB) After Its Recent Share Price Volatility
2 hours ago
Silvant Capital Management LLC Buys New Stake in Astera Labs, Inc. $ALAB
2 hours ago
Astera Labs to Participate in the 38th Annual Roth Conference
18 hours ago
Why Astera Labs Shares Are Surging On Wednesday - Astera Labs (NASDAQ:ALAB)
19 hours ago
Astera Labs Inc (ALAB) Shares Up 7.9% on Mar 11
21 hours ago
About Astera Labs
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Leadership Team
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
Unlock Company Insights
View leadership team, funding history,
and employee contacts for Astera Labs.
Salary
$185k – $230k
per year