Sr Principal Digital Design Engineer

This role leads the design and development of micro-architecture and RTL for complex power management integrated circuits, overseeing the full design cycle from specification to silicon bring‑up and mentoring other engineers. It involves close collaboration with system and chip architects, verification teams, and cross‑functional stakeholders to deliver high‑quality custom SoC solutions for advanced AI and compute platforms.