Sr Staff Analog Layout Engineer

This role involves designing and optimizing analog mixed-signal layouts for high-speed SerDes IPs within Marvell's Central Engineering team. Candidates will collaborate with circuit designers to meet project specifications, manage floor planning, and verify designs against strict rules. The position is a foundational engineering opportunity focused on supporting SoC production and shaping the technical culture of the San Diego design organization.