Sr Staff Engineer, Design Verification

This on-site role at Renesas in Hyderabad involves developing and maintaining UVM-based verification environments for complex IP and SoC designs. The position requires analyzing specifications, defining verification plans, and executing scenarios to debug RTL issues in collaboration with cross-functional teams. The engineer will also contribute to continuous improvement of verification methodologies and mentor junior staff.