Marvell Technology
An ASIC Design Engineer on Marvell’s Central Engineering AMS‑IP team working on high‑speed SerDes and other analog mixed‑signal IPs. The role focuses on verification and evaluation of digital circuits for data‑communication ICs across Marvell product lines, contributing to enterprise, cloud/AI, and carrier architectures. The position supports pre‑ and post‑silicon activities and collaborates with cross‑functional global teams to deliver IP solutions.
Headquarters
Santa Clara, California, United States
Company Size
5001-10000 employees
Founded
1995
Designed for your current needs and future ambitions, Marvell delivers the data infrastructure technology transforming tomorrow’s enterprise, cloud, automotive, and carrier architectures for the better.
Wilmington Savings Fund Society FSB Lowers Stake in Marvell Technology, Inc. $MRVL
2 hours ago
Marvell Technology vs. Broadcom: Which Custom AI Chip Stock Has More Upside?
19 hours ago
Marvell’s 260 Lane Switches Highlight Growing AI Data Center Opportunity
20 hours ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Marvell Technology.
CIBC Private Wealth Group LLC Trims Marvell Technology Holdings
5 hours ago
Senior Staff Design Verification Engineer
marvellsemiconductor.com
Staff Engineer, Design Verification
marvellsemiconductor.com
(Sr.) Staff Engineer, Digital IC Design
marvellsemiconductor.com
Silicon IP Verification Methodology Lead
Ericsson
Principal AMS Verification Engineer
NXP Semiconductors
Mixed Signal Logic Verification Engineer
Intel