Staff Engineer, Design Verification

An IP/ASIC design verification engineer at Marvell is responsible for verifying high-speed data communication ICs and SerDes PHY functions within the Central Engineering AMS-IP team. The role involves developing verification plans, setting up test environments, creating test cases using UVM methodology, and supporting business units for smooth SoC production.