SiFive
As a Staff Physical Design Engineer at SiFive, you will drive the physical design implementation, timing closure, and structural backbone of next-generation RISC-V chip designs. Your role focuses on mastering global signal planning, advanced clocking architectures, and high-performance interconnects to translate complex RTL into robust silicon implementations. You will act as a subject matter expert, mentoring junior engineers and collaborating with architecture teams to optimize Power, Performance, and Area (PPA).
Headquarters
Santa Clara, California, United States
Company Size
501-1000 employees
Founded
2015
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for SiFive.
SiFive didn’t post a salary, so this is our estimate from similar listings.
22% below the average for this role
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink Fusion
Jan 15, 2026