Altera
This role is for an STA Design Automation Engineer supporting static timing analysis flows and tooling for advanced digital design projects. The position focuses on improving STA methodologies and enabling timing closure through close partnership with design and CAD/DA teams. It is based in San Jose, California with a Bay Area compensation band.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
SoC Timing (Static Timing Analysis/STA) Engineer, HBM
Micron Technology
Principal Static Timing Analysis (STA) Engineer – SoC Design
Marvell Technology
Sta Design Engineer Static Timing Analysis Cork Ireland Cork Ireland
Qualcomm Incorporated
Principle/Staff STA Engineer
NXP Semiconductors
Static Timing Analysis (STA) Engineer
Micron Technology
Senior Static Timing Analysis (STA) Engineer
NXP Semiconductors