ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
Altera
An STA Methodology Lead at Altera develops and supports static timing analysis flows and methodologies for advanced digital design projects. The role involves collaborating with design and CAD teams to ensure timing closure and flow robustness.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
31% above the average for this role
SoC Timing (Static Timing Analysis/STA) Engineer, HBM
Micron Technology
Sta Design Engineer Static Timing Analysis Cork Ireland Cork Ireland
Qualcomm Incorporated
Principle/Staff STA Engineer
NXP Semiconductors
Senior Static Timing Analysis (STA) Engineer
NXP Semiconductors
Soc Timing Static Timing Analysis Sta Engineer Hbm Richardson Texas United States Of America
Micron Technology
Static Timing Analysis (STA) Engineer – (Lead or Senior)
Boeing