ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.

Features

Auto Apply Resume Optimizer Cover Letter Optimizer Interview Prep

Company

Social Media

Need Help?

team@applyblast.com

Technical Lead Physical Design Engineer- Power Integrity at Astera Labs - ApplyBlast

Technical Lead Physical Design Engineer- Power Integrity

Astera Labs

3 months ago

4.3 on Glassdoor

San Jose, California, United States

Onsite

Full Time

Senior

0 applicants

View Job Listing

Apply to 100+ jobs

About this role

Astera Labs is seeking a Technical Lead Physical Design Engineer focused on Power Integrity to own IR drop and electromigration analysis and closure across its connectivity ASIC portfolio. The role involves partnering with power grid, floorplan, package, and implementation teams to ensure stable power delivery, meet foundry sign‑off criteria, and prevent reliability issues, working on‑site in San Jose, CA.

Responsibilities

Own static and dynamic IR drop and electromigration analysis and sign‑off
Collaborate with package, power grid, and floorplan teams to resolve voltage drop hotspots
Develop and refine EMIR runsets, stimulus methodologies, and reporting dashboards
Provide clear root‑cause analysis and mitigation guidance at block and full‑chip levels
Drive power‑aware sign‑off across multi‑voltage designs

Skills

Qualifications

Bachelor's degree in Electrical Engineering, Computer Engineering, or related fieldMaster's degree in Electrical Engineering or related field

About Astera Labs

asteralabs.com

Headquarters

Santa Clara, California, United States

Company Size

201-500 employees

Founded

2017

View Profile

Astera Labs is a semiconductor company that builds purpose‑built connectivity silicon and system solutions for rack‑scale AI and modern data centers. They design high‑speed retimers, PHY/connectivity devices, interposers and companion firmware/software that extend signal reach, improve link reliability, and enable PCIe/CXL and other accelerator interconnects across cables and backplanes. Astera’s products add telemetry, error monitoring and management features to simplify integration for OEMs, cloud providers and hyperscalers. The company focuses on enabling scalable, low‑latency multi‑node AI training and inference systems.