VLSI Verification Engineer

This role involves planning and executing the verification of digital design blocks in alignment with design specifications while collaborating closely with design engineers. The position requires building comprehensive verification environments using SystemVerilog and UVM to ensure full functionality and coverage closure. Candidates must demonstrate extensive experience in VLSI verification flows and methodologies such as UVM or eRM.