Celero Inc
The Analog Design Engineer will develop high‑speed analog and mixed‑signal circuits for next‑generation transceivers, including broadband amplifiers, clock generation blocks, and custom passive components, and will oversee layout, silicon bring‑up, and verification in advanced process nodes. The role involves collaborating with a world‑class engineering team to create and debug silicon solutions for AI infrastructure.
Celero Inc.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Celero Inc.
Celero Inc didn’t post a salary, so this is our estimate from similar listings.
13% below the average for this role
Serdes Phy Analog Design Engineer Bangalore Karnataka India
Qualcomm Incorporated
Analog Mixed-Signal High-Speed Design Engineer
Broadcom
Analog Designer
Intel
Analog/Mixed-Signal Design Engineer
marvellsemiconductor.com
Principal Analog Design Engineer
Astera Labs
Analog/Mixed-Signal Design Engineer
Black Semiconductor GmbH