Analog PLL / All digital PLL design

This role focuses on the design of analog and all-digital PLLs at TSMC advanced process nodes, utilizing mixed-mode design flows. The position requires expertise in PLL theory, modeling with Matlab, and familiarity with Spread-Spectrum-Clocks. Candidates should have a master's degree in EE and significant experience in PLL design.