Astera Labs
This role involves designing advanced analog mixed-signal ICs, managing chip top-level layout and integration, and ensuring compliance with industry standards. The engineer will collaborate with cross-functional teams to develop high-speed circuits and ensure successful tapeouts, emphasizing parasitic minimization and robustness.
Headquarters
Santa Clara, California, United States
Company Size
201-500 employees
Founded
2017
Astera Labs is a semiconductor company that builds purpose‑built connectivity silicon and system solutions for rack‑scale AI and modern data centers. They design high‑speed retimers, PHY/connectivity devices, interposers and companion firmware/software that extend signal reach, improve link reliability, and enable PCIe/CXL and other accelerator interconnects across cables and backplanes. Astera’s products add telemetry, error monitoring and management features to simplify integration for OEMs, cloud providers and hyperscalers. The company focuses on enabling scalable, low‑latency multi‑node AI training and inference systems.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Astera Labs.
Astera Labs didn’t post a salary, so this is our estimate from similar listings.
Why Astera Labs Shares Are Surging On Wednesday - Astera Labs (NASDAQ:ALAB)
19 hours ago
Staff Analog/Mixed Signal IC Layout Engineer
Analog Devices
Senior Analog/Mixed Signal IC Layout Engineer
Analog Devices
Mixed-Signal and Analog IC Layout Manager
ams OSRAM
Senior Analog Layout Engineer
NXP Semiconductors
Mixed Signal IC Layout Design Engineer
Tenstorrent
Senior High-Speed Mixed-Signal / Analog IC Layout Engineer
Saige Partners