ASIC DFT Engineer

The ASIC DFT Engineer role involves implementing hardware design-for-test features to support ATE, in-system test, debug, and diagnostics needs for complex ASICs. The position requires collaboration with multi-functional teams to develop innovative DFT IP and ensure full chip design integration with testability features. Candidates will work closely with design and verification teams to validate test logic across implementation and post-silicon validation flows.