Cisco
The ASIC DFT Technical Lead drives Design-for-Test requirements and quality processes for complex ASICs within the Silicon One development organization. This role involves collaborating with front-end RTL and backend physical design teams to define DFT strategies, oversee reusable code, and ensure successful post-silicon validation. The position requires expertise in JTAG protocols, ATPG tools, and post-silicon debug to support next-generation networking chip development.
Headquarters
San Jose, California, United States
Company Size
10001+ employees
Founded
1984
Cisco is a worldwide technology leader powering an inclusive future for all. Learn more about our products, services, solutions, and innovations.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Cisco.
Cisco didn’t post a salary, so this is our estimate from similar listings.
Insider Selling: Cisco Systems (NASDAQ:CSCO) EVP Sells $134,410.08 in Stock
2 hours ago
ASIC DFT Engineering Technical Leader | ATPG, SCAN, MBIST, JTAG | 12+ years, Bangalore
Cisco Systems, Inc.
ASIC DFT Engineer
Cisco Systems, Inc.
ASIC DFT Engineer
Cisco Systems, Inc.
ASIC DFT Technical Leader
Cisco Systems, Inc.
DFT Engineering Technical Lead
Cisco Systems, Inc.
ASIC DFT Technical Leader
Cisco Systems, Inc.