ASIC front-end Design Engineer

This onsite role involves architecting high-performance blocks for advanced networking ASICs and developing micro-architectures to maximize throughput while minimizing power consumption. Candidates will collaborate closely with verification and physical design teams to define timing constraints, analyze violations, and debug test failures. The position requires strong RTL coding skills and knowledge of high-speed serial interfaces and memory subsystems.