ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
Hewlett Packard Enterprise
An Onsite ASIC Front-end Verification Engineer at HPE is responsible for architecting block-level and full-chip verification environments to ensure the quality of high-performance networking ASICs. This role involves developing test cases, driving tape-out readiness through comprehensive coverage analysis, and collaborating with designers to resolve bugs during software bring-up.
Headquarters
The Woodlands, Texas, United States
Company Size
10001+ employees
Founded
1939
Discover HPE edge-to-cloud, enterprise compute IT, data, and security solutions. Learn how HPE empowers digital transformation through AI and sustainability.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Hewlett Packard Enterprise.
Hewlett Packard Enterprise didn’t post a salary, so this is our estimate from similar listings.
22% below the average for this role
Hewlett Packard Enterprise Announces $2 Billion Debt Offering
17 hours ago
Design Verification Engineer (Silicon Engineering)
SpaceX
Principal ASIC Design Verification Engineer
K2 Space
FPGA Verification Engineer
Ciena
ASIC Verification Engineer, Lund
Axis Communications
Design Verification Engineer (Silicon Engineering)
SpaceX
Design Verification Engineer (Silicon Engineering)
SpaceX
