ASIC Verification Engineer

This role creates and maintains comprehensive ASIC verification environments using SystemVerilog and UVM methodologies for block-level and full-chip designs. Engineers will execute test suites, analyze code coverage, and collaborate with RTL designers and software teams to resolve complex design issues and achieve tape-out signoff. The position requires strong scripting skills in Perl, Python, or Shell to automate verification infrastructure and enhance productivity.