ASIC Verification Engineer

This role involves developing and maintaining ASIC verification environments using SystemVerilog and UVM methodologies. The engineer will architect block-level, subsystem-level, and full-chip verification environments while executing comprehensive test suites and driving designs to tape-out signoff. Collaboration with RTL designers and software/firmware teams is essential for debugging design issues and closing code coverage.