ASIC Verification Engineer

This onsite ASIC Verification Engineer role at HPE involves developing and enhancing verification environments for large-scale integrated circuits using SystemVerilog and UVM. The position requires architectural design of block-level and full-chip verification suites, execution of complex test cases, and collaboration with logic designers and software teams to ensure tape-out readiness. Candidates must also create automation scripts to improve verification infrastructure and drive functional coverage analysis.