Cadence
The Cadence DDR PHY IP Front End Design team is seeking a professional to develop firmware for DDR5 PHY using microcontrollers. The role involves collaborating with hardware designers and memory subsystem architects to derive and implement training algorithms. Additionally, the position requires working with the verification team on firmware-hardware co-verification plans and debugging firmware in simulations and on silicon bring-up boards.
Headquarters
San Jose, California, United States
Company Size
10001+ employees
Founded
1988
Cadence is a company specializing in electronic design automation (EDA) software and engineering services for the semiconductor and electronics industries. Their tools enable design and verification of integrated circuits, systems on chips, and electronics systems, streamlining the development process for engineers and designers. With a commitment to innovation and excellence, Cadence empowers companies to enhance product performance and reduce time to market through advanced simulation, verification, and design tools.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Cadence.
Cadence didn’t post a salary, so this is our estimate from similar listings.
Is It Time To Reassess Cadence Design Systems (CDNS) After Its Strong 1-Year Share Price Gain?
1 day ago
Lead Design Engineer
Cadence Solutions
Principal Firmware Engineer
Cadence Solutions
Principal Modem PHY IP Design Verification Engineer
Blue Origin
DDR PHY Digital Design Engineer
Qualcomm Incorporated
DDR Memory Interface System Validation Lead Engineer
Altera
Senior DDR/LPDDR/HBM Design Engineer
marvellsemiconductor.com