Altera
This role involves joining the Design Verification team to work on technically challenging silicon projects, including high-speed SerDes IP and mixed-signal verification. The position focuses on validating DSP datapaths, conducting firmware-hardware joint verification, and leveraging AI-assisted tools within the engineering workflow. It offers exposure to the full verification lifecycle from specification to tape-out sign-off in a collaborative environment.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
Altera didn’t post a salary, so this is our estimate from similar listings.
Staff Design Verification Engineer- SerDes / AMS / mixed‑signal IPs
marvellsemiconductor.com
Design Verification Tech Lead- SerDes/PHY IP
Astera Labs
Principal Design Verification Engineer
Astera Labs
Staff Design Verification Engineer
Marvell Technology
Principal AMS Verification Engineer
NXP Semiconductors
Senior Mixed-Signal Verification Engineer
OLIX