Cystems Logic Inc
We are seeking an experienced Design Verification Engineer with strong expertise in SystemVerilog and UVM to develop and execute verification environments for complex semiconductor designs. The role involves functional verification, testbench development, debugging, and coverage closure. The ideal candidate will work closely with RTL designers and architecture teams to drive verification sign-off.
Headquarters
Beverly Hills, California, United States
Company Size
51-200 employees
Cystems Logic is a global technology solutions firm specializing in enterprise solutions, including SAP (IBP, Hybris, S/4 HANA) and Oracle Cloud implementations, as well as Internet of Things (IoT), Connected Operations, and 5G Testing services. The company also offers IT staffing and custom-built solutions, serving industries such as healthcare, automotive, telecommunications, and manufacturing. Cystems Logic empowers businesses worldwide to achieve superior efficiency and growth through a 360° value-driven approach to technology consulting and implementation.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Cystems Logic Inc.
Cystems Logic Inc didn’t post a salary, so this is our estimate from similar listings.
6% above the average for this role
Senior Staff Design Verification Engineer
GlobalFoundries
Senior Design Verification Engineer
SiFive
Senior CPU Design Verification Engineer
SiFive
ASIC Verification Engineer
Hewlett Packard Enterprise
Principal Design Verification Engineer
Bright Vision Technologies
Principal Design Verification Engineer
Bright Vision Technologies