ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.

Features

Auto Apply Resume Optimizer Cover Letter Optimizer Interview Prep

Company

Social Media

Need Help?

team@applyblast.com

Distinguished Engineer – System & Rack Hardware Architecture at Astera Labs - ApplyBlast

Distinguished Engineer – System & Rack Hardware Architecture

Astera Labs

5 months ago

4.3 on Glassdoor

United States

Onsite

Full Time

Senior

0 applicants

View Job Listing

Apply to 100+ jobs

About this role

A Distinguished Engineer at Astera Labs shapes next-generation AI infrastructure by defining end-to-end architecture for AI platforms integrating cutting-edge technologies like PCIe Gen5/6, CXL, and composable rack systems. The role involves driving innovation across silicon integration, platform firmware, and system performance to enable hyperscale AI training and inference workloads.

Skills

Qualifications

Bachelor's Degree in Computer Science, Electrical Engineering, or related field15+ years in system architecture, server firmware, or platform engineeringExpertise in PCIe architecture and performance optimizationStrong programming experience in C/C++Experience with CPU, memory, and system-level performance tuning

About Astera Labs

asteralabs.com

Headquarters

Santa Clara, California, United States

Company Size

201-500 employees

Founded

2017

View Profile

Astera Labs is a semiconductor company that builds purpose‑built connectivity silicon and system solutions for rack‑scale AI and modern data centers. They design high‑speed retimers, PHY/connectivity devices, interposers and companion firmware/software that extend signal reach, improve link reliability, and enable PCIe/CXL and other accelerator interconnects across cables and backplanes. Astera’s products add telemetry, error monitoring and management features to simplify integration for OEMs, cloud providers and hyperscalers. The company focuses on enabling scalable, low‑latency multi‑node AI training and inference systems.