Marvell Technology
A Validation Engineer Intern at Marvell works on validating DSP ASICs for optical communications, focusing on electrical input/output interfaces, industry standards, and communication protocols. The role involves lab work, test automation, and validation procedures in high-technology environments.
Headquarters
Santa Clara, California, United States
Company Size
5001-10000 employees
Founded
1995
Designed for your current needs and future ambitions, Marvell delivers the data infrastructure technology transforming tomorrow’s enterprise, cloud, automotive, and carrier architectures for the better.
Wilmington Savings Fund Society FSB Lowers Stake in Marvell Technology, Inc. $MRVL
2 hours ago
Marvell Technology vs. Broadcom: Which Custom AI Chip Stock Has More Upside?
19 hours ago
Marvell’s 260 Lane Switches Highlight Growing AI Data Center Opportunity
20 hours ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Marvell Technology.
Marvell Technology didn’t post a salary, so this is our estimate from similar listings.
CIBC Private Wealth Group LLC Trims Marvell Technology Holdings
5 hours ago
Post Silicon Validation Engineer
marvellsemiconductor.com
Hardware Design Engineer, Optical Validation
marvellsemiconductor.com
ASIC Design Engineer – DSP / Analog / SerDes
Celero Inc
Architecture ASIC Engineer
marvellsemiconductor.com
Senior Mixed Signal Design Validation Engineer
NVIDIA
ASIC Design Engineer – DSP / Analog / SerDes
Celero Inc