Engineer, Design Verification

Renesas is seeking an Associate-level Engineer for Design Verification to lead end-to-end verification execution for complex digital IPs and subsystems. The role involves developing scalable UVM-based verification environments, driving coverage closure, and applying AI/ML-assisted techniques to optimize regression efficiency. This position requires collaboration with cross-functional teams to ensure high-quality sign-off and seamless IP integration for SoC products.