Silicon Labs
The Lead Engineer – CAD Digital Verification role at Silicon Labs focuses on developing and enhancing CAD tools and EDA simulation flows to ensure efficient and reliable verification of semiconductor products. This position involves creating automation solutions, optimizing verification methodologies, and collaborating with design and verification teams to improve engineering productivity and design quality. The role supports ASIC and SoC development by addressing complex technical challenges and streamlining verification workflows.
Headquarters
Austin, Texas, United States
Company Size
1001-5000 employees
Founded
1996
Silicon Labs makes silicon, software and solutions for a more connected world.
Silicon Labs' 2025 Annual Report to Shareholders and 2026 Proxy Statement Available Online
1 day ago
Battery-free tire sensor streams 4,000 data points a second from inside wheels
2 days ago
Texas Instruments: Capital Allocation Thoughts And A Look At The Silicon Labs Deal
2 days ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Silicon Labs.
Silicon Labs didn’t post a salary, so this is our estimate from similar listings.
BANF and Silicon Labs Digitize the "Last Analog Domain" with Intelligent Tire Monitoring Solution
3 days ago
Director, Verification CAD Engineer
Qualcomm Incorporated
Sr. CAD Engineer - Verification
Winmax Systems India
Staff/Senior Staff Physical Verification CAD Engineer
marvellsemiconductor.com
ASIC Design Verification Engineer - Slingshot
Hewlett Packard Enterprise
Senior ASIC Design Verification Engineer - Slingshot
Hewlett Packard Enterprise
Senior ASIC Design Verification Engineer - Slingshot
Hewlett Packard Enterprise