SiFive
The Design Verification Engineer develops and executes verification plans for Network on Chip (NoC) and coherent interconnect IP at SiFive. Responsibilities include building UVM/SystemVerilog environments, creating assertions and coverage models, and collaborating with design teams to debug simulation failures for large SoC interconnects.
Headquarters
Santa Clara, California, United States
Company Size
501-1000 employees
Founded
2015
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for SiFive.
SiFive didn’t post a salary, so this is our estimate from similar listings.
29% below the average for this role
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink Fusion
Jan 15, 2026
ASIC Verification Engineer
Hewlett Packard Enterprise
ASIC Verification Engineer
Hewlett Packard Enterprise
Senior Staff Engineer, Digital Verification and Methodology
infineon
[India] Senior PCIe Verification Engineer
Edgecortix
ASIC Design Verification Engineer
Broadcom
Staff Manager Design Verification Engineer Noida Uttar Pradesh India
Qualcomm Incorporated