PHY Post Silicon Validation Engineer

The PHY Post Silicon Validation Engineer joins the post silicon validation team within the PHY system group at Cisco Silicon One, focusing on PHY and system aspects of SerDes communication IP. The role involves developing automation infrastructure and tools for post-silicon validation, including PHY firmware, calibrations, and system definitions. This position contributes to building next-generation network devices and a unified silicon architecture for the 5G era.