Senior Design Verification Engineer (eInfochips Inc)

A Senior Design Verification Engineer at eInfochips builds scalable verification environments using UVM and SystemVerilog to verify complex processor cores and memory subsystems. The role involves creating detailed verification plans, executing constrained-random tests, and developing automation scripts for regression runs. Engineers will collaborate on system-level verification using emulation platforms and address functional coverage metrics for specific hardware protocols.