Hewlett Packard Enterprise
The Senior Design Verification Engineer at Hewlett Packard Enterprise will develop and execute verification strategies for complex digital designs, focusing on emulation-based verification to ensure functional correctness and performance before silicon tape-out. The role involves building UVM/SystemVerilog testbenches, running directed and constrained-random tests, and collaborating with design and software teams to drive coverage closure and support early software bring-up.
Headquarters
The Woodlands, Texas, United States
Company Size
10001+ employees
Founded
1939
Discover HPE edge-to-cloud, enterprise compute IT, data, and security solutions. Learn how HPE empowers digital transformation through AI and sustainability.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Hewlett Packard Enterprise.
70% above the average for this role
Hewlett Packard Enterprise Announces $2 Billion Debt Offering
17 hours ago
Verification Engineer
Lumilens
Senior Verification Engineer / Lead Verification Engineer
Qualcomm Incorporated
Senior Design Lead PCB Design Tool, Board Design
HCL Group
Functional Verification Engineer
Accenture
Senior Design Verification Engineer (eInfochips Inc)
Arrow Electric
Senior Staff Engineer, Digital Verification and Methodology
infineon